page width    +           font size    +        defaults

Key competences

Work experience

August 2014 – May 2016 Embedded Systems Engineer at SAFEmine (Hexagon Mining), 6340 Baar, Switzerland
Hexagon Mining is part of Hexagon, a leading global provider of information technologies that drive geospatial and enterprise applications. It delivers a wide portfolio of hardware and software for the mining industry, for example for surveying, fleet management, production optimisation and safety. The SAFEmine division's most relevant products include a traffic awareness and collision avoidance system, fleet tracking and operator fatigue monitoring.
I was in charge of customising the Linux-based OS of a new product – an electronic vehicle aid that determines the driver's fatigue level in real time and produces local and remote alarms in case of danger. Particular challenges: various heterogeneous hardware and software components, and networking via Ethernet, Wi-Fi and GSM in various modes. I also worked intensively with the hardware providers in order to customise the motherboard's microcontroller firmware to suit our specialised application. Further, I developed the software deployment mechanism for the system, as well as a suite of OS-level tools for the local and remote administration of the system.
I also worked on the flagship product of the division – a collision avoidance system for mining vehicles that uses GPS and radio technology to predict dangerous situations and that alerts the driver when necessary. Here I worked on the implementation of various low-level features, including file system operations, support for various geolocation systems, and protocols for communication with remote servers and encryption.
Main topics and technologies: embedded controllers, C/C++, Python, GPS, GLONASS, file systems, communication protocols, encryption, Linux customisation and administration, system deployment, tools for local and remote management, CAN, USB, serial communication, microcontrollers.
November 2013 – July 2014 Hardware Design Engineer at Imagination Technologies, Kings Langley, WD4 8LZ, UK
Imagination Technologies is a global technology leader that offers a broad range of silicon IP (intellectual property) needed to create the SoCs that power the mobile, consumer, automotive, enterprise, infrastructure, IoT and embedded electronics of several famous brands. The technology division provides four key IP families: PowerVR for graphics, video and vision; MIPS for CPU processors; Ensigma for connectivity and communications; and FlowCloud for cloud device applications. Complementing the Technology division, the Pure division integrates and promotes the company's technology in highly focused markets like digital radio and multi room wireless audio.
At this company, I worked on the design verification of the newest generation of MIPS processors; in particular, I developed directed unit and system-level tests. I successfully adapted several concepts of post-manufacturing hardware test and increased the coverage of the design verification process significantly. Within short time, my good work in close collaboration with a large team of design verification and RTL design engineers both in the UK and at the MIPS offices in California demonstrated my versatility and my ability to facilitate communication and coordination in large teams.
Main topics and technologies: test, reliability and verification of digital systems, DfT, ATPG, timing simulation, SAT, test compaction, ideal solution of ATPG instances with optimisation targets.
May 2007 – June 2013 Research and Teaching Assistant at Albert-Ludwigs-University Freiburg, 79110 Freiburg, Germany
Founded in 1457, the University of Freiburg (http://www.uni-freiburg.de) is one of the oldest, most comprehensive and leading German universities. It offers studies and professorial qualification in the humanities, medicine, law, sports and natural and engineering sciences. Many famous philosophers, top scientists and Nobel laureates have taught and researched at the University of Freiburg, which was awarded the German “Excellence” prize for research in 2007 and for instruction in 2009. The Faculty of Engineering, which comprises the Departments of Computer Science, Microsystems Engineering and Sustainable Systems Engineering, has 1600 students, 44 professors and nearly 500 research staff who are shaping the future of technology innovation in close collaboration with the powerful industry of Germany's South-West.
I worked on various topics related to automatic test pattern generation (ATPG) for the post-manufacturing test of digital circuits, and implemented a highly efficient SAT-based ATPG engine especially aimed at solving problem instances that are too hard for the algorithms implemented in most commercial EDA software. Further, I developed ATPG systems with the ability to generate ideal solutions for combinational and sequential ATPG problems with optimisation objectives.
Other tasks included the preparation of teaching material, the logistic organisation and teaching of university courses on embedded systems, VLSI design, and test and verification of digital systems; also the administration and maintenance of our group's website and publication database, the personal tutoring of Master's and Bachelor's candidates, and the organisation of workshops and conferences.
Main topics and technologies: test, reliability and verification of digital systems, DfT, ATPG, timing simulation, SAT, test compaction, ideal solution of ATPG instances with optimisation targets.
Oct. 2001 – Apr. 2007 Undergraduate Research and Teaching Assistant at Albert-Ludwigs-University Freiburg, 79110 Freiburg, Germany

Education

August 2013 Dr. rer. nat (PhD/EngD) from Freiburg University, Germany
Graduated Magna Cum Laude.
Thesis: Efficiency and Applications of SAT-Based Test Pattern Generation — Complex fault models and optimisation problems.
Advisers: Prof. Bernd Becker, Prof. Sudhakar M. Reddy.
April 2007 German Diplom (B.Sc. & M.Sc.) in computer science and mathematics from Freiburg University, Germany
Graduated with highest mark and distinction (1,0, “mit Auszeichnung”).
Thesis: Simulation of Dynamic Effects of Resistive-Open Defects.
Minor thesis (“Studienarbeit”): Automatic Test Pattern Generation for Power Droop Testing.
Adviser: Prof. Bernd Becker.
Modules included:
  • computer architecture (specialisation module)
  • software engineering
  • efficient algorithms
  • artificial intelligence
  • pattern recognition
  • databases and information systems
  • numerical analysis
  • mathematical logic and model theory
  • algebraic geometry

Professional memberships

Member of the Institute of Electrical and Electronics Engineers (IEEE).

Projects

Collaboration

Academic

Industrial

Professional service, activities

Miscellaneous

My Erdõs Number is 4.
Chain: Ilia Polian, John P. Hayes, Frank Harary, Paul Erdõs

Design by Alexander Czutro